[libre-riscv-dev] [Bug 162] Formally Verify the FSGNJ module
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Mon Apr 27 21:41:57 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=162
Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:
What |Removed |Added
----------------------------------------------------------------------------
budget (EUR) for|0 |150
completion of task| |
(excludes budget| |
allocated to| |
subtasks)| |
parent task for|158 |196
budget allocation| |
CC| |lkcl at lkcl.net
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list