[libre-riscv-dev] [Bug 216] LOAD STORE buffer needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Apr 27 12:56:51 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=216

--- Comment #28 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i've added the "PortInterface" which connects between the LDST Computational
Unit and the L0 Cache/Buffer.

https://git.libre-soc.org/?p=soc.git;a=commitdiff;h=80f66556795c80603cf7b33140adc27e01e37155

this is the "interface" (API) which is implemented in comment #26 and
i put here as well:
https://libre-soc.org/3d_gpu/architecture/memory_and_cache/

i've also added a "subset" of the POWER decode flags that come directly
from decoding the instruction, only passing those that are relevant to
actual LD/ST operations:

https://git.libre-soc.org/?p=soc.git;a=commitdiff;h=66381f20d789aaf74511c2d6a892093940f34ce5

if there's anything missing from that it means that first the actual
instruction needs to be added to the POWER decoder *first*.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list