[libre-riscv-dev] [Bug 217] create a "ring" system which allows pad locations to be specified conveniently

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=217

--- Comment #87 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jean-Paul.Chaput from comment #86)

> > this will be extremely tedious because it requires moving the netlists
> > as well.
> 
>   Something similar is done for the clock tree. It is nightmarish,
>   don't go that way.

:)

the alternative is that we do it at the HDL level.  create the series of
"modules" ehich result in separate actual VST files, link_add0_sub0_out0.vst
etc.

also tedious :)


> > what is *really* needed is, to be able to pass a **LIST** of Cells
> > to Etesian.create().  (actually, a list of Instances)

>   I see no problem implementing that feature,

that would be extremely cool.

it will have many uses, in combination with the netlist subset finder we can
have much better control over placement, without complicating the HDL.

> but will do it next
>   week. I'm long overdue to help an intern...

no problem.  thank you JP.

-- 
You are receiving this mail because:
You are on the CC list for the bug.