[libre-riscv-dev] IEEE754 FPU turning into ALU with Reservation Stations

[Aleksandar Kostovic]

SO, i found this little gem:
http://verilogcodes.blogspot.com/2017/11/a-verilog-function-for-finding-square-root.html
This provides a "skeleton" which we can modify for floating point.

On Fri, Apr 5, 2019 at 11:32 AM Luke Kenneth Casson Leighton <lkcl at lkcl.net>
wrote:

> On Fri, Apr 5, 2019 at 9:52 AM Aleksandar Kostovic
> <alexandar.kostovic at gmail.com> wrote:
>
> > signed up
>
>  cool. http://bugs.libre-riscv.org/show_bug.cgi?id=43
>
>  feel free to use that to record useful... "stuff".  links that you
> need to investigate, research etc. and any links to mailing list
> archive conversations.
>
> i find it's almost impossible to find anything otherwise.  i actually
> had to log in to the server and do a grep -r on the pipermail files
> directly, in order to find that link i've recorded there.  *sigh*...
>
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev at lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
>